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Abstract 
In recent years, research in reversible logic has attracted significance attention leading to different approaches such as 
synthesis, optimization, simulation and verification. In this paper, we propose Design of Efficient Reversible Binary 
Comparator. The input circuit and one-bit comparator cell using NOT, PG and CNOT gates are designed. The n-bit 
reversible binary comparator are designed using input circuit as first stage and one-bit comparator cell as second 
stage and so on. The Power consumption, Delay, Garbage outputs and Constant inputs are computed. It is observed 
that the Quantum cost and Garbage output values are less in the proposed technique compared to the existing 
approaches.   
© 2011 Published by Elsevier Ltd. Selection and/or peer-review under responsibility of ICCTSD 2011 
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1. Introduction 
Power dissipation, silicon area and delay are major issues in VLSI design. The more number of 
devices are fabricated in a small silicon area to reduce size of equipment used in the real time 
applications. The power dissipation increases since the heat developed by more number of devices in the 
system. The disadvantages of real time application equipment’s are (i) Increase the cost of cooling and 
packaging, (ii) performance of the circuit deteriorates and (iii) spoils the environment by global warming. 
Power consumption in CMOS design is of three types: static, short-circuit and dynamic power. Static 
power consumption is due to transistor leakage current, is the sum of leakage and all biased currents. 
Short-circuit power is related to supply voltage and threshold voltage of transistor, is determined by the 
process. Dynamic power is the power consumed during switching events in the core or input/output of the 
design. Switching activity is function of voltage, frequency and capacitance. 
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The dynamic power is dominant among the overall power consumption of the chip. Hence most of the 
designer’s effort goes on reducing dynamic power, which includes the reduction of capacitance, operating 
voltage, frequency and switching. With advancement in technologies, ASIC and FPGAs have increased 
in logic capacity and performance. Power consumption is receiving greater attention at the component 
selection phase of ASIC and FPGA-based designs. Due to exponential growth, physical boundaries will 
be reached in the near future hence traditional technologies like CMOS will reach their limits. To 
overcome this, an alternative computation technologies are required that encourages research in reversible 
logic. Reversible computing has become a strongly studied research area. As reversible circuits are 
subjected to certain restrictions like fan-out and feedback, synthesis aspects are of interesting. According 
to Landauer [1], every bit of information lost consumes KTln2 joules of energy, where K is Boltzmann’s 
constant and T is the absolute temperature at which the operation performed. Charles Bennett [2] showed 
that if the computation is carried out in reversible logic, the energy loss can be reduced or even eliminated 
and also proved that circuits built from reversible gates have zero power dissipation.  
A circuit is reversible if it has one-to-one mapping between the input and output values. Quantum 
technology is inherently reversible and is one of the most computing technologies for future computing 
systems [3]. In Quantum Computation, problem solving is much more efficient compared to classical 
computing. A reversible logic should be designed to use minimum number of gates, Constant inputs, 
Garbage outputs and Quantum cost [4]. The comparison of binary numbers is one of the important 
operations in many computing systems. It finds wide applications in General Purpose Processors, 
Communications Systems, Medical Electronics, Biometrics etc. The binary comparators are designed 
using traditional logic such as NMOS and CMOS, which results in little more power consumption. The 
reversible binary comparators are designed using reversible gates to optimize power consumption. 
Contribution: In this work, Efficient Design of Reversible Binary Comparator is proposed. The design is 
based on the reversible gates such as NOT, Feynman (CNOT) and Peres (PG). The PG gate is very useful 
in designing binary comparator for optimizing Quantum cost, Delay, Constant inputs and Garbage 
outputs. The proposed reversible binary comparator design for 8-bit, 16-bit, 32-bit and 64-bit numbers is 
illustrated.  
Organization: The paper is organized into the following sections. Section 2 is an overview of Reversible 
Gates. Section 3 is the Proposed Comparator Design, Result Analysis of the proposed design is presented 
in section 4 and Conclusions are contained in section 5.   
2. Reversible Gates 
The simplest Reversible gate is NOT gate and is a 1*1 gate. Controlled NOT (CNOT) gate is an 
example for a 2*2 gate. There are many 3*3 Reversible gates such as Fredkin (F), Toffoli (TG), Peres 
(PG) and TR gate. The Quantum Cost of 1*1 Reversible gates is zero, and Quantum Cost of 2*2 
Reversible gates is one. Any Reversible gate is realized by using 1*1 NOT gates and 2*2 Reversible 
gates, such as V, V+ (V is square root of NOT gate and V+ is its hermitian) and Feynman gate which is 
also known as CNOT gate. The V and V+ Quantum gates have the property given in the Equations 1, 2 
and 3. 
  V * V = NOT ……………………………………………………………..…… (1) 
  V * V+ = V+ * V = I ………………………………………………………..….. (2) 
  V+ * V+ = NOT ………………………………………………………..………. (3) 
The Quantum cost of a Reversible gate is calculated by counting the number of V, V+ and CNOT gates.  
2.1 NOT Gate 
The Reversible 1*1 gate is NOT gate with zero Quantum cost is as shown in the Figure 1. 
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      A                                              P=A1 
 
Fig.1. NOT Gate. 
2.2 Feynman / CNOT Gate 
The Reversible 2*2 gate with Quantum cost of one having mapping input (A, B) to output (P=A, 
Q=A B) is as shown in the Figure 2. 
        A                                               P = A  
 
        B                            Q = A B   
     
Fig.2. Feynman / CNOT Gate. 
2.3 Peres Gate 
The three inputs and three outputs i.e., 3*3 Reversible gate having inputs (A, B, C) mapping to outputs 
(P=A, Q=A B, R=(A.B) C). Since it requires two V+, one V and one CNOT gate, it has the Quantum 
cost of four. The Peres gate [5] is shown in the Figure 3. 
     A                                      P = A  
 
     B                               Q = A B 
 
    C                              R = (A.B) C 
 
Fig.3. Peres Gate 
3. Proposed Comparator Design 
3.1 Design of Input Circuit 
The input circuit to binary comparator using reversible logic is shown in Figure 4. This circuit consists 
of three inputs An, Bn and logical low i.e., 0 and the outputs A Equal to B (AEB), A Greater than B 
(AGB) and A Less than B (ALB). The reversible input circuit is designed using one PG, two CNOT and 
one NOT gates. The input circuit alone can function as one-bit comparator and has one garbage output, 
two constant inputs and the Quantum cost of six as PG gate costs four and each CNOT gate costs one. 
This input circuit is connected at the first stage of the serial design of n-bit reversible binary comparator. 
 
 
 
 
 
Fig.4.Input Circuit of the Reversible Binary Comparator  
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The input Bn is connected to the NOT gate to get Bn1 at the output of the NOT gate and the inputs A, 
Bn1 and logical Low are connected to PG gate. The output x is garbage output represented as g1 and 
output y of the PG gate is (A B)1 is connected to input of CNOT1 gate, another input to CNOT1 gate is 
Logical High i.e., 1. The output z of the PG gate is AB1 and output m of CNOT1 is (A B) are connected 
to inputs of the CNOT2 gate. The final outputs of the input circuit are given in Equation 4, 5 and 6. 
AEB = (A B)1 ……………………………………………………………………………... (4) 
AGB = AB1 ………………………………………………………………………………..... (5) 
ALB = A1B ………………………………………………………….………………………. (6) 
3.2 Design of One-Bit Reversible Binary Comparator 
Block A is shown in Figure 5 is used in one-bit comparator cell, which consists of two NOT, one PG 
and one CNOT gate. The output i of PG is Garbage output and output j of the PG gate is (A B)1 is 
connected to NOT gate and then to input of the CNOT gate. The output k of the PG gate is connected to 
input of CNOT gate which results in C1 i.e., AB1 and C2 i.e., A1B.   
 
 
 
 
 
 
 
Fig.5. Block Diagram of Block A  
One-bit reversible binary comparator consists of three PG and four CNOT gates. It has five inputs viz., 
Pn (AEB), Qn (AGB), Rn (ALB), An-1 and Bn-1 and three outputs Qn-1 i.e., AGB, Pn-1 i.e., AEB and Rn-1 
i.e., ALB as shown in the Figure 6. In this PG gates are used to generate the product functions like AB1 
and A1B and connecting these to three CNOT gates and one NOT gate to get the final outputs of one-bit 
comparator. This circuit designed to be fit at the second stage and so on in n-bit binary comparator. This 
design has a Quantum cost of sixteen as three PG gates costs twelve and four CNOT gates costs four, 
constant inputs of three denoted as logical Low and five garbage outputs represented as g1 to g5.  
 
 
 
 
 
 
 
 
 
Fig.6. One-Bit Reversible Binary Comparator  
3.3 Design of Two-Bit Reversible Binary Comparator 
Two-Bit reversible binary comparator is shown in Figure 7. It has two stages: input circuit stage and 
one-Bit comparator cell stage. The two Most Significant Bits (MSBs) A2, B2 are applied to input circuit, 
gives one-Bit comparison is the output P2, Q2 and R2. The outputs P2, Q2 and R2 of of input circuit are 
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connected to one-bit comparator cell which compares two Least Significant Bits (LSBs) A1, B1 with P2, 
Q2 and R2. The one-bit outputs AEB, AGB and ALB, are final outputs of the two-Bit comparator. This 
design has the Quantum cost of twenty two as input circuit costs six and one-Bit comparator cell costs 
sixteen. The constant inputs i.e., inputs connected to Logical low or Logical high are six numbers and six 
garbage outputs i.e., unused outputs.  
 
 
 
 
Fig.7. Two-Bit Reversible Binary Comparator 
3.4 Design of Three-Bit Reversible Binary Comparator 
Three stages of three-Bit reversible binary comparator is shown in Figure 8. First stage is input circuit 
stage functions as one-bit comparator compares the MSB bits A3, B3 of the two numbers. Second stage is 
one-bit comparator cell compares the result of the first stage i.e., P3, Q3, R3 and the input bits A2 and B2. 
Third stage is also one-bit comparator cell compares the outputs P2, Q2 and R2 of the second stage and the 
LSB bits A1, B1 of the two numbers results in the final outputs AEB, AGB and ALB of the three-bit 
comparator.  
 
 
 
 
Fig.8. Three-Bit Reversible Binary Comparator 
The Quantum cost (QC) of three-bit reversible binary comparator is given in an Equation:  
QC = QC of input circuit + (2 * QC of one-bit Comparator cell) = 6 + 2 x 16 = 38…………. (7) 
The number of constant inputs (CIs) of three-bit reversible binary comparator is given in an Equation:  
CIs = CIs of input circuit + (2 * CIs of one-bit Comparator cell) = 2 + 2 x 3 = 8……………. (8) 
The garbage outputs (GOs) of three-bit reversible binary comparator is given in an Equation:  
GOs = GOs of input circuit + (2 * GOs of one- bit comparator cell) = 1 + 2 x 5 = 11 ……… (9) 
3.5 Design of Four-Bit Reversible Binary Comparator 
 
 
 
 
 
Fig.9. Four-Bit Reversible Binary Comparator 
Four stages of four-bit reversible binary comparator are shown in Figure 9. First stage is input circuit 
stage compares the MSB bits of the two numbers. Second stage is one-bit comparator cell compares the 
result of the first stage and the input bits A2, B2. Third stage is also one-bit comparator cell compares the 
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output of the second stage and the input bits A1, B1. Fourth stage compares the result of third stage and 
the LSB bits A0, B0 of the two numbers resulting the final output of the four-bit numbers A and B.  
The QC of four-bit reversible binary comparator is given in an Equation:  
QC = QC of input circuit + (3 * QC of one-bit Comparator cell) = 6 + 3 x 16 = 54………. (10) 
The number of CIs of four-bit reversible binary comparator is given in an Equation:  
CIs = CIs of input circuit + (3 * CIs of one-bit Comparator cell) = 2 + 3 x 3 = 11..………. (11) 
The GOs of four-bit reversible binary comparator is given in an Equation:  
GOs = GOs of input circuit + (3 * GOs of one- bit comparator cell) = 1 + 3 x 5 = 16.……. (12) 
3.6 Design of Eight-Bit Reversible Binary Comparator 
Eight-bit reversible binary comparator is shown in Figure 10. First stage is input circuit stage 
compares the MSB bits of the two numbers A8, B8. Second stage is one-bit comparator cell compares the 
result of the first stage and the input bits A7, B7. Third stage is also one-bit comparator cell compares the 
output of the second stage and the input bits A6, B6. Fourth stage compares the result of third stage and 
the input bits A5, B5 of the two numbers and so on. The final stage compares the output of the seventh 
stage and the LSB bits A1, B1 resulting the final output of the eight-bit numbers A and B. 
 
 
 
 
 
Fig.10. Eight-Bit Reversible Binary Comparator 
The QC of eight-bit reversible binary comparator is given in an Equation:  
QC = QC of input circuit + (7 * QC of one-bit Comparator cell) = 6 + 7 x 16 = 118...……. (13) 
The number of CIs of eight-bit reversible binary comparator is given in an Equation:  
CIs = CIs of input circuit + (7 * CIs of one-bit Comparator cell) = 2 + 7 x 3 = 23............…...(14) 
The GOs of eight-bit reversible binary comparator is given in an Equation:  
GOs = GOs of input circuit + (7 * GOs of one- bit comparator cell) = 1 + 7 x 5 = 36...……. (15) 
  
3.7 Design of Sixteen-Bit Reversible Binary Comparator 
 
 
 
 
 
Fig.11. Sixteen-Bit Reversible Binary Comparator 
Sixteen stages of sixteen-bit reversible binary comparator are shown in Figure 11. First stage compares 
the MSB bits of the two numbers A16, B16. Second stage is one-bit comparator cell compares the result of 
the first stage and the input bits A15, B15. Third stage is also one-bit comparator cell compares the output 
of the second stage and the input bits A14, B14. Fourth stage compares the result of third stage and the 
input bits A13, B13 of the two numbers and so on. The final stage compares the output of the fifteenth 
stage and the LSB bits A1, B1 resulting the final output of the eight-bit numbers A and B.  
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The QC of sixteen-bit reversible binary comparator is given in an Equation:  
QC = QC of input circuit + (15 * QC of one-bit Comparator cell) = 6 + 15 x 16 = 246……. (16) 
The number of CIs of sixteen-bit reversible binary comparator is given in an Equation:  
CIs = CIs of input circuit + (15 * CIs of one-bit Comparator cell) = 2 + 15 x 3 = 47………. (17) 
The GOs of sixteen-bit reversible binary comparator is given in an Equation:  
GOs = GOs of input circuit + (15 * GOs of one-bit comparator cell) = 1 + 15 x 5 = 76....…. (18) 
3.8 Design of Thirty-Two-Bit Reversible Binary Comparator 
The block diagram of Thirty-Two-Bit Reversible Binary Comparator is similar to Sixteen-Bit 
Reversible Binary Comparator except number of one-bit comparator cells are thirty-one instead of fifteen. 
The QC of Thirty-two-bit reversible binary comparator is given in an Equation:  
QC = QC of input circuit + (31 * QC of one-bit Comparator cell) = 6 + 31 x 16 = 502……. (19)  
The number of CIs of Thirty-two-bit reversible binary comparator is given in an Equation:  
CIs = CIs of input circuit + (31 * CIs of one-bit Comparator cell) = 2 + 31 x 3 = 95………. (20) 
The GOs of Thirty-two-bit reversible binary comparator is given in an Equation:  
GOs = GOs of input circuit + (31 * GOs of one-bit comparator cell) = 1 + 31 x 5 = 156....... (21) 
3.9 Design of Sixty-Four-Bit Reversible Binary Comparator 
The block diagram of Sixty-Four-Bit Reversible Binary Comparator is similar to Thirty-Two-Bit 
Reversible Binary Comparator except number of one-bit comparator cells are Sixty-Three instead of 
Thiry-one. 
The QC of Sixty-four-bit reversible binary comparator is given in an Equation:  
QC = QC of input circuit + (63 * QC of one-bit Comparator cell) = 6 + 63 x 16 = 1014...…. (22) 
The number of CIs of Sixty-four-bit reversible binary comparator is given in an Equation:  
CIs = CIs of input circuit + (63 * CIs of one-bit Comparator cell) = 2 + 63 x 3 = 191. .……. (23) 
The GOs of Sixty-four-bit reversible binary comparator is given in an Equation:  
GOs = GOs of input circuit + (63 * GOs of one-bit comparator cell) = 1 + 63 x 5 = 316........ (24) 
4. Performance Analysis 
Table 1. Performance of 8, 16, 32, 64-Bit Reversible Binary Comparator 
 
 
 
 
 
 
 
The performance of 8, 16, 32 and 64-bit binary comparator design is shown in Table 1. The Quantum 
cost is 118 in case of 8-bit comparator and 246, 502 and 1014 in case of 16, 32 and 64-bit comparator 
respectively. The number of constant inputs are 23, 47, 95 and 191 in case of 8, 16, 32 and 64-bit 
comparator respectively. The numbers of garbage outputs are 36 in 8-bit design, 76 in the case of 16-bit, 
156 and 316 in the case of 32-bit and 64-bit design respectively.  
A comparison of the proposed serial design of 8 and 64-Bit reversible binary comparator with the 
existing approaches [6] and [7] is given in Table 2. From the table it is evident that the proposed design 
Parameter 8-Bit 16-Bit 32-Bit 64-Bit 
Quantum cost 118 246 502 1014 
Constant inputs 23 47 95 191 
Garbage outputs 36 76 156 316 
Delay ( nS) 57.6 120 244.8 494.4 
Power ( uW) 45.31 79.31 147.31 283.31 
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has an improvement of 12.59% and 63.23% in QC, 14.28% and 43.75% in GOs in the case of 8-Bit. The 
improvement of 11.28% and 59.52% in QC, 16.40% and 38.28% in GOs in the case of 64-Bit comparator 
w. r. t. the existing techniques [6] and [7] respectively. Therefore proposed design has better performance 
compared to the existing techniques.  
Table 2. Comparison of Existing and proposed 8-Bit and 64-Bit Reversible Binary Comparator  
 8-Bit 64-Bit 
QC GOs QC GOs 
Thapliyal et al., [6] 135 42 1143 378 
Al-Rabadi [7] 321 64 2505 512 
Proposed design 118 36 1014 316 
% improvement w.r.t[6] 12.59 14.28 11.28 16.40 
% improvement w.r.t[7] 63.23 43.75 59.52 38.28 
5. Conclusions 
In this paper designing of reversible binary comparator is presented. The design is based on the useful 
properties of PG gate suitable for comparator. The n-bit reversible binary comparator are designed using 
input circuit as first stage and one-Bit comparator cell as second stage and son on. The power 
consumption, delay, Garbage outputs and Constant inputs are computed. It is seen that the Quantum cost 
and Garbage output values are less in the proposed technique compared to the existing approaches.  The 
design is useful in realizing hardware implementation of the Quantum algorithms.  
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